❌

Reading view

Industry preps new 'cheap' HBM4 memory spec with narrow interface, but it isn't a GDDR killer β€” JEDEC's new SPHBM4 spec weds HBM4 performance and lower costs to enable higher capacity

JEDEC is nearing completion of SPHBM4, a standard that enables full HBM4 bandwidth over a 512-bit interface using a 4:1 serialization, reusing standard HBM DRAM dies and a base die. The tech promises to enable a 2.5D integration on organic substrates to support up to 64 GB per stack and more stacks than HBM4 and HBM4E.

Nvidia details new software that enables location tracking for AI GPUs β€” opt-in remote data center GPU fleet management includes power usage and thermal monitoring

Nvidia's GPU fleet management software can track spikes in power usage, monitor utilization, detect hotspots, spot anomalies, identify software errors, and detect the physical location of processors. However, the software is completely optional for its clients.

Huawei's latest mobile is armed with China's most advanced process node to date despite using blacklisted chipmaker β€” Huawei Kirin 9030 mobile SoC made on SMIC N+3 process, but can't compete with 5nm node

TechInsights says Huawei's Kirin 9030 is built on SMIC’s N+3 process: an incremental, DUV-based extension of its 7nm-class technology that pushes density without EUV but falls well short of true 5nm nodes amid rising yield challenges.

Nvidia reportedly wins H200 exports to China β€” US Department of Commerce set to ease restrictions for full Hopper AI GPU

The U.S. government is reportedly preparing to let Nvidia ship its H200 accelerators to China, a move that could restore Nvidia’s influence in the Chinese AI market and reinforce CUDA’s dominance, but the question is if Beijing agrees to accept this hardware.

Huawei Ascend NPU roadmap examined β€” company targets 4 ZettaFLOPS FP4 performance by 2028, amid manufacturing constraints

Huawei has unveiled its Ascend NPU roadmap featuring Ascend 950, 960, 970 processors and massive SuperClusters with over a million of processors and up to 4 ZettaFLOPS FP4 performance in 2028, shifting from chip scaling to system-level scaling, amid U.S. sanctions and manufacturing constraints.

❌